Search results

why is it specified that the Smip extension depends on the Smcsps extension?

Status: Open.

#791 In riscv/riscv-fast-interrupt;

· XIVN1987 opened on Feb 27, 2026

[Issue]: Ignore hardware triggers for implicit load/stores and for exceptions in Smip/Ssip

Status: Open.

#788 In riscv/riscv-fast-interrupt;

· jrahmeh opened on Feb 26, 2026

Questions about chapter 7 (SMIP SSIP) in version 0.18 of the spec.

Status: Open.

#783 In riscv/riscv-fast-interrupt;

· jrahmeh opened on Feb 25, 2026

[Issue]: CSR name ssp is already used by the shadow stack extension

Status: Open.

#782 In riscv/riscv-fast-interrupt;

· jrahmeh opened on Feb 24, 2026

[Issue]: Writability of eip and eie is unclear

Status: Open.

#777 In riscv/riscv-fast-interrupt;

· pkennedyTT opened on Feb 20, 2026

[Issue]: Are the ACLICPRIO CSRs WARL?

Status: Open.

#774 In riscv/riscv-fast-interrupt;

· jrahmeh opened on Feb 20, 2026

[Issue]: Reading rectified values of interrupt sources

Status: Open.

#771 In riscv/riscv-fast-interrupt;

· jrahmeh opened on Feb 20, 2026

[Issue]: Smcsps extension does not work with RV32 alignments

Status: Open.

#767 In riscv/riscv-fast-interrupt;

· christian-herber-nxp opened on Feb 13, 2026

Interrupt priority and threshold fields cannot have the same width

Status: Open.

#762 In riscv/riscv-fast-interrupt;

· reosdev opened on Feb 4, 2026

Smip/Ssip limited by fixed 6-register scope

Status: Open.

#758 In riscv/riscv-fast-interrupt;

· reosdev opened on Feb 3, 2026

Unclear interrupt identity storage

Status: Open.

#756 In riscv/riscv-fast-interrupt;

· reosdev opened on Feb 3, 2026

Tail chaining breaks preemption level handling

Status: Open.

#755 In riscv/riscv-fast-interrupt;

· reosdev opened on Feb 3, 2026