Skip to content

Explain gateways and PLIC core #63

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
Timmmm wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Explain gateways and PLIC core #63

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions riscv-plic.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -101,6 +101,11 @@ image::PLIC.jpg[400,432,align="center"]

=== Interrupt Gateways

The PLIC is composed of two sub-components (see <<plic-block-diagram>>):

* Gateways
* PLIC Core

The interrupt gateways are responsible for converting global interrupt signals
into a common interrupt request format, and for controlling the flow of interrupt
requests to the PLIC core. At most one interrupt request per interrupt source can
Expand Down Expand Up @@ -224,6 +229,7 @@ General PLIC operation parameter register blocks are defined in this spec, those

Below is the figure of PLIC Operation Parameter Block Diagram,

[#plic-block-diagram]
.PLIC Operation Parameter Block Diagram
image::PLICArch.jpg[align="center"]

Expand Down