Skip to content
View jagadeesh0604's full-sized avatar

Block or report jagadeesh0604

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ALU-4bit-Physical-Design ALU-4bit-Physical-Design Public

    Verilog 4 1

  2. RISCV_Core_Physical_Design RISCV_Core_Physical_Design Public

    Verilog 3

  3. ALU-Design-Verilog ALU-Design-Verilog Public

    SystemVerilog 1

  4. voice-to-image-stable-diffusion voice-to-image-stable-diffusion Public

    Converts multi-language voice commands into AI-generated images using Whisper and Stable Diffusion.

    Python

  5. Smart-Factory-IoT-Monitor Smart-Factory-IoT-Monitor Public

    "Industrial IoT Digital Twin simulator using Python and ThingSpeak to monitor real-time CNC machine telemetry.

    Python

  6. MRA-Residue-Architecture MRA-Residue-Architecture Public

    "Implementation of Multifunction Residue Architecture using Verilog and Xilinx Vivado."