Skip to content

Commit 919dd04

Browse files
committed
binary compatibility fix
1 parent 32c502a commit 919dd04

2 files changed

Lines changed: 6 additions & 0 deletions

File tree

core/src/main/scala/chisel3/BlackBox.scala

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -56,6 +56,9 @@ abstract class BlackBox(
5656
override protected final val requirements: Seq[String] = Seq.empty[String]
5757
) extends BaseBlackBox {
5858

59+
def this(params: Map[String, Param], knownLayers: Seq[Layer]) =
60+
this(params, knownLayers, Seq.empty[String])
61+
5962
// Find a Record port named "io" for purposes of stripping the prefix
6063
private[chisel3] lazy val _io: Option[Record] =
6164
this

core/src/main/scala/chisel3/experimental/ExtModule.scala

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -100,6 +100,9 @@ abstract class ExtModule(
100100
override protected final val knownLayers: Seq[Layer] = Seq.empty[Layer],
101101
override protected final val requirements: Seq[String] = Seq.empty[String]
102102
) extends BaseBlackBox {
103+
def this(params: Map[String, Param], knownLayers: Seq[Layer]) =
104+
this(params, knownLayers, Seq.empty[String])
105+
103106
private[chisel3] override def generateComponent(): Option[Component] = {
104107
require(!_closed, "Can't generate module more than once")
105108

0 commit comments

Comments
 (0)